The Nano Processor : a Low Resource Recon gurable
نویسندگان
چکیده
Reconngurable logic systems approach the performance of Application-Speciic Integrated Circuits (ASICs) while retaining much of the generality of conventional computing systems through reconnguration. Unfortunately, the development of these systems, unlike conventional software systems, is hardware intensive , requiring signiicant hardware development time. One way to introduce a more exible development approach is to implement a customizable stored-program processor. For a given application, the designer can develop customized hardware to increase performance and then control the sequencing and operation of this hardware with software. Development time can be sig-niicantly reduced because conventional software development tools, e.g., assemblers and compilers, can be used to quickly develop new applications on the cus-tomized processor. This paper presents the Nano Processor (nP), a fully customizable reconngurable processor , together with its integrated assembler, that has been successfully implemented on the Xilinx 3000 series Field Programmable Gate Array (FPGA).
منابع مشابه
REMARC: Recon gurable Multimedia Array Coprocessor
This paper describes a new recon gurable processor architecture called REMARC (Recon gurable Multimedia Array Coprocessor). REMARC is a recon gurable coprocessor that is tightly coupled to a main RISC processor and consists of a global control unit and 64 programmable logic blocks called nano processors. REMARC is designed to accelerate multimedia applications, such as video compression, decomp...
متن کاملReconngurable Processor Board
The concept of dynamic recon gurability combines advantages of hardware and software. The goal is to make use of the structural advantages of hardware without losing the exibility of software. In this paper we present a recon gurable processor board which is based on the concept of dynamic recon gurability. We emphasize on the dynamic recon gurability of the system and the multi-chip module (MC...
متن کاملA Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications
Recently, computer architectures that combine a recon gurable (or retargetable) coprocessor with a general-purpose microprocessor have been proposed. These architectures are designed to exploit large amounts of ne grain parallelism in applications. In this paper, we study the performance of the recon gurable coprocessors on multimedia applications. We compare a Field Programmable Gate Array (FP...
متن کاملThe Systolic Recon gurable Mesh
In this paper, we introduce the Systolic Recon gurable Mesh (SRM), which combines aspects of the recon gurable mesh with that of systolic arrays. Every processor controls a local switch that can be recon gured during every clock cycle in order to control the physical connections between its four bi-directional bus lines. Data is input on one side of the systolic recon gurable mesh and output fr...
متن کاملThe MorphoSys Parallel Recon gurable System
This paper introduces MorphoSys, a parallel system-on-chip which combines a RISC processor with an array of coarse-grain recon gurable cells. MorphoSys integrates the exibility of general-purpose systems and high performance levels typical of application-speci c systems. The rst MorphoSys prototype is currently at an advanced stage of implementation and it will operate at 100 MHz. Simulation re...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1994